Pattern Recognition and Reconstruction on an FPGA Coprocessor Board
نویسندگان
چکیده
High energy accelerator labs use huge detector systems to track particles. The ATLAS detector at CERN, Geneva, will provide complex three-dimensional images. A trigger system at the detector output is used to reduce the amount of data to a manageable size. Each trigger applies certain filter algorithms to select the very rare physically interesting events. The algorithm presented here processes data from a special detector, called TRT, to generate a trigger decision within ≈10ms. System supervisors then decide together with other results whether the event will be rejected or passed to the next trigger level. Due to the restricted execution time for calculating the decision, fast pattern recognition algorithms are required. These algorithms require a high I/O bandwidth and high computing power. These reasons and the high degree of parallelism make it best suited for custom computing machines.
منابع مشابه
Automatic Target Recognition
This paper describes the acceleration of an infrared automatic target recognition (IR ATR) application with a co-processor board that contains multiple eld programmable gate array (FPGA) chips. Template and pixel level parallelism is exploited in an FPGA design for the bottleneck portion of the application. The implementation of this design achieved a speedup of 21 compared to running on the ho...
متن کاملAn FPGA Based Reconfigurable Coprocessor Board Utilizing Intelligent Data Prefetching
Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmable gate array (FPGA) based reconfigurable coprocessor board (the Chameleon Coprocessor) being used to evaluate hardware architectures for speedup of array computation algorithms. These algorithms are developed using a Mathematics...
متن کاملOptically Reconfigurable Gate Array
Reconfigurable processors, like the Field Programmable Gate Arrays (FPGA's), open new computational paradigms where the processor is able to tailor its internal structure to better . implement a given application. A typical FPGA consists of an array of configurable logic blocks and a mesh of interconnections fully programmable by the user to perform a given application. By just changing its int...
متن کاملField Programmable Gate Array for Data Processing in Medical Systems
Twodimensional &Three–dimensional (3-D) image segmentation is on of the most demanding tasks in image processing. It has been proven that only the 14-neighborship of a rhombic dodecahedron can satisfy the aforementioned requirements. The 3-D-GSC process is executed in the following three phases ,coding phases,linking phases,splitting phases. An FPGA-based digital signal processing board optimiz...
متن کاملFPGA Implementation of the Gradient Adaptive Lattice Filter Structure for Feature Extraction
In this paper evaluation issues of an FPGA implementation of the feature extraction gradient adaptive lattice (GAL) filter are presented. Two different hardware architectures for implementation in the Virtex family of FPGA devices were proposed, namely a single GAL section coprocessor of Virtex PowerPC, and a pipeline architecture. Both of them show significantly higher performance comparing to...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000